



# Infinity Stream

Portable and Programmer-Friendly In-/Near-Memory Fusion



Zhengrong Wang<sup>1</sup>, Christopher Liu<sup>1</sup>, Aman Arora<sup>2</sup>, Lizy John<sup>2</sup>, Tony Nowatzki<sup>1</sup>

<sup>1</sup>UCLA, <sup>2</sup>UT Austin





# Von Neumann Bottleneck

*Performance limited by memory bottleneck*



# Von Neumann Bottleneck

*Performance limited by memory bottleneck*



**Expensive data movement**

# Compute Paradigms


More Expressive  
Less Parallelism

Less Expressive  
More Parallelism



## In-Core

*Von Neumann Model*




👍 Supports complex control flow

👎 Von Neumann bottleneck

## Near-Memory

*Spatially Local Simple Cores*



👍 Programs similar to in-core without control flow

👎 Limited parallelism

## In-Memory


*Massive Vector Processing*





👍 Massive amounts of parallelism

👎 Difficult to program due to many restrictions



# Example: PointNet++





**Furthest Sample**  
Irregular memory access





**Ball Query**  
Complex control




**Gather**  
Irregular memory access





**Multi-layer Perceptron**  
Matrix computations





**Aggregate**  
Element-wise  $\max()$




**Near-Memory**





**In-Core**



**Near-Memory**




**In-Memory**



**In-Core**


There is an *Adoption Problem*

# Programming is *Difficult*



```
Mat matmul(Mat core_A, Mat core_B, Mat core_C):
  InMat in_A = inMemcpy(core_A, M * N, fromCore)
  InMat in_B = inMemcpy(core_B, M * N, fromCore)
  InMat in_C = inMalloc(M * N)
  for m in [0, M):
    for n in [0, N):
      InVec in_V = in_A[m][:] * in_B[:][c]
      in_V = inPartialReduce(+, in_V, rounds=3)
      NearVec near_V = nearMalloc(K)
      near_V = nearMemcpy(in_V, K / 2 / 2 / 2,
                          fromIn)
      NearScalar near_dotpdt = nearReduce(near_V)
      core_C[m][n] = coreMemcpy(near_dotpdt,
                                fromNear)
```

# Hide Hardware Details




```
Mat matmul(Mat A, Mat B, Mat C):  
  for m in [0, M):  
    for n in [0, N):  
      for k in [0, K):  
        C[m][n] += A[m][k] * B[k][n]
```


**Easier to program**



# Outline



# Outline



# Near-Memory Compute


Offload computation closer to the data

$$C[i] = A[i] \& B[i]$$

Supports complex **memory access patterns**


**Affine Patterns**

e.g.,  $A[2*i]$




**Indirect Patterns**

e.g.,  $B[A[i]]$




with **reduction** capabilities

**Limitation:** Lower compute width



# In-Memory Compute



*Augment* memory technology with compute



$$C[i] = A[i] \& B[i]$$


# In-Memory Compute

Augment memory technology with compute




# In-Memory Compute

Augment memory technology with compute




$$C[i] = A[i] \& B[i]$$

## Standard Data Layout



# In-Memory Compute

Augment memory technology with compute




$$C[i] = A[i] \& B[i]$$

Supported Operations  
 $+ - * / \% \& | \wedge \ll \gg$   
 $\sin \cos \exp \log \text{sqrt}$


Offers **massive** vector parallelism

## Bit-Serial Data Layout



# In-Memory Compute

Augment memory technology with compute




Supported Operations  
 $+ - * / \% \& | \wedge \ll \gg$   
 $\sin \cos \exp \log \text{sqrt}$

Offers **massive** vector parallelism

$$C[i] = A[i] \& B[i]$$

**Challenge:** Requires data alignment & transpose

## Bit-Serial Data Layout





# Compute Paradigms

## In-Memory Compute

Offers **massive** vector parallelism

**Challenge:** Requires data alignment & transpose

## Near-Memory Compute

Supports complex **memory access patterns** with **reduction** capabilities

**Limitation:** Lower compute width

# Programming Considerations

## 1. Orchestration

Meet the requirements for each compute paradigm

- Data alignment
- Data layout & tiling
- Bit-serial transpose
- Managing on-chip space

## 2. Fused In-/Near-Memory

Statically & dynamically take advantage of each compute paradigm

- **In-Memory:** Large input size & element-wise compute
- **Near-Memory:** Small input size or irregular memory patterns
- **Fusion** of in-/near-memory

## 3. Portability

Target a large variety of microarchitectures with a single binary

# Programming Considerations

## 1. Orchestration

Meet the requirements for each compute paradigm

- Data alignment
- Data layout & tiling
- Bit-serial transpose
- Managing on-chip space

## 2. Fused In-/Near-Memory

Statically & dynamically take advantage of each compute paradigm


- **In-Memory:** Large input size & element-wise compute
- **Near-Memory:** Small input size or irregular memory patterns
- **Fusion** of in-/near-memory

## 3. Portability



Target a large variety of microarchitectures with a single binary

**Transparency**  
minimizes programmer burden

# Outline



# Dataflow Representation



## Near-Memory Compute

- Memory access pattern
- Computation

## In-Memory Compute

- N-D Tensors
- Data alignment
- Spatial reuse

## Fused In-/Near-Memory


- Reduction operations
- Fusion

# Stream Dataflow Graph

## 1D Filter

```
for i in [0, N-1):  
    B[i] = F[0] x A[i]  
          + F[1] x A[i+1]
```

## Memory Access Pattern



- Memory access pattern

- Computation
- N-D Tensors
- Data alignment
- Reduction operations
- Spatial reuse
- Fusion


# Stream Dataflow Graph

- Memory access pattern

## 1D Filter

```
for i in [0, N-1):  
  B[i] = F[0] x A[i]  
  + F[1] x A[i+1]
```

Computation



- N-D Tensors
- Data alignment
- Reduction operations
- Spatial reuse
- Fusion


# Tensor Dataflow Graph

- Memory access pattern
- Computation

**Observation:** contiguous memory access may be tensorized

## 1D Filter

```
for i in [0, N-1):  
  B[i] = F[0] x A[i ]  
        + F[1] x A[i+1]
```



**But** we need to map *data* to *hardware*

- Data alignment
- Reduction operations
- Spatial reuse
- Fusion


# Tensor Dataflow Graph

- Memory access pattern
- Computation
- N-D Tensors

## 1D Filter

```
for i in [0, N-1):
    B[i] = F[0] x A[i ]
           + F[1] x A[i+1]
```


**Observation:** contiguous memory access may be tensorized




Maps  
data → virtual vector lane

## Global Lattice Space

Each cell represents a virtual vector lane  
Describes N-dimensional alignment



Maps  
virtual vector lane →  
physical vector lane



## Hardware Vector Processor

- Data alignment

- Reduction operations
- Spatial reuse
- Fusion




# Tensor Dataflow Graph

- Memory access pattern
- Computation
- N-D Tensors

## 1D Filter

```
for i in [0, N-1):
    B[i] = F[0] x A[i ]
          + F[1] x A[i+1]
```

Memory access is represented as a hyperrectangle





## Global Lattice Space

Each cell represents a virtual vector lane

Describes N-dimensional alignment

- Data alignment



- Reduction operations
- Spatial reuse
- Fusion


# Tensor Dataflow Graph

- Memory access pattern
- Computation
- N-D Tensors

## 1D Filter



```
for i in [0, N-1):
  B[i] = F[0] x A[i ]
        + F[1] x A[i+1]
```

Memory access is represented as a hyperrectangle



- Data alignment

**Move Node** (mv) realigns hyperrectangle




- Reduction operations
- Spatial reuse
- Fusion

# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment

```
for m in [0, M):  
    for k in [0, K):  
        C[m] += A[m][k] * B[k]
```

## Example



- Reduction operations


- Spatial reuse
- Fusion

# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment

```
for m in [0, M):  
    C[m] = sum(A[m][:] * B[k])  
                Vectorize
```

## Example



- Reduction operations


- Spatial reuse
- Fusion

# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment


```
for m in [0, M):
    C[m] = sum(A[m][:] * B[k])
```

Spatial



## Example

- Reduction operations



- Spatial reuse
- Fusion


# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment

```


for m in [0, M):
    C[m] = sum(A[m][:] * B[k])
    
```

Spatial



## Example

- Reduction operations




- Spatial reuse
- Fusion

# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment


```
for m in [0, M):
    C[m] = sum(A[m][:] * B[k])
```

Spatial



## Example

- Reduction operations




- Spatial reuse
- Fusion

# Matrix-Vector Multiplication


- Memory access pattern
- Computation
- N-D Tensors
- Data alignment

```
for m in [0, M): Spatial
  C[m] = sum(A[m][:] * B[k])
```

Reduction Tree



- Reduction operations




Step

0

1

2

Insufficient parallelism



Use near-memory to perform reduction

- Spatial reuse
- Fusion




# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations

```
for m in [0, M):  
    C[m] = sum(A[m][:] * B[k])
```


Spatial

**Idea:** Expose more parallelism through spatial reuse



## Example

Spatial reuse



# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations



```
for m in [0, M):  
    C[m] = sum(A[m][:] * B[k])
```

Spatial

**Idea:** Expose more parallelism through spatial reuse

## Example

Spatial reuse



Fusion

# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations



```

    Spatial
    for m in [0, M):
      C[m] = sum(A[m][:] * B[k])
  
```

**Idea:** Expose more parallelism through spatial reuse

## Example

Spatial reuse




# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations

```


Spatial
for m in [0, M):
  C[m] = sum(A[m][:] * B[k])
  
```

**Idea:** Expose more parallelism through spatial reuse



**Broadcast Node**  $bc$  captures spatial reuse

Spatial reuse



Fusion


# Matrix-Vector Multiplication

- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations


```

Spatial
for m in [0, M):
    C[m] = sum(A[m][:] * B[k])
    
```

**Idea:** Expose more parallelism through spatial reuse



Spatial reuse






Fusion

# Stream ↔ Tensor


- Memory access pattern
- Computation
- N-D Tensors
- Data alignment
- Reduction operations
- Spatial reuse

## Load as Stream




○  Accesses tensor data with any memory access pattern supported by streams

## Reduction Stream




Special case of Load as Stream

## Store as Tensor





# Outline




# Mapping to Hardware

Global Lattice




SRAM Banks






# In-Memory Organization

**Question**  
What are the effects of tiling on  
on inter-bank traffic?




Each last-level cache bank  
consists of many in-memory  
SRAM arrays






# In-Memory Organization








**Question**  
What are the effects of tiling on  
on inter-bank traffic?













Abstract many SRAM arrays  
into a single large SRAM array













Lattice cells are a sub-matrix of some larger matrix



























**Inter-Bank Data Movement**







**Inter-Bank Data Movement**



**Inter-bank Data Movement**  
*depends on*  
**Tiling Size + Move Direction**

# Inter-bank Data Movement

*depends on*


## Tiling Size + Move Direction



### Layout Hints



#### 1. Inter-Bank Traffic:

*Best tiling size that minimizes inter-bank data movement*


Tensor  is moved along dimensions  $d_1, d_2, d_3, \dots$

#### 2. Data Alignment:

*Tensors A & B must have matching tiling size*

Tensors  &  are used together

# Microarchitecture Extensions




## Layout Override Table

Tracks which arrays are currently transposed


## Tensor Transpose Unit

Transposes array elements to and from bit-serial format

# Outline




# Outline







# Key Challenges



# Outline






## Requirements

- Data *alignment & layout*
- *Portable* binary
- **Decide between** in-core, in-/near-memory, and fusion
- Managing *on-chip space*
- **Tiling**
- Bit-serial *transpose*

# The Infinity Stream Approach




# Simulation Methodology

## Simulator

gem5 with partial AVX-512 support


## Hardware Configuration

- 64 Cores (8x8)
- 18 ways (16 SRAM arrays/way)
- 8KB SRAM arrays (256x256)




L3 Total: 144MB

# Fused Execution Speedup



- 64 Cores (8x8)
- 18 ways (16 SRAM arrays/way)
- 8KB SRAM arrays (256x256)





L3 Total: 144MB

**Area** 6.52%  
overhead

**Energy Efficiency**

- 5.6x over In-Core
- 2.4x over Near-Memory
- 1.6x over In-Memory

# Case Study: PointNet++



## Stream

Memory Access Pattern



## In-Core

👍 Complex Control Flow



👎 Von Neumann Bottleneck

## In-Memory


👍 Massive Vector Processing




👎 Strict Alignment Req.

## Near-Memory

👍 Complex Memory Patterns



👎 Low Compute Width



**Area**  
6.52%  
overhead

**Energy Efficiency** ⚡  
5.62x

## Tensor

Vectorized Memory Access




## Move

Virtual Vector Alignment



## Broadcast

Spatial Reuse




# Infinity Stream

Tensor  
Transpose  
Unit


Layout  
Override  
Table

**uArch Extensions**



**Global Lattice Space**  
Virtual Vector Lanes

## In-/Near-Memory Fusion




💡 Hints

JIT  
Compiler

## Runtime Tiling

Minimizes Network Traffic



## Fusion Speedup

